module Frequency_division (
    input      clk,
    output reg out
);

  reg [24:0] count;

  always @(posedge clk) begin
    if (count == 25000000) begin
      count <= 0;
      out   <= ~out;
    end else begin
      count <= count + 1;
    end
  end

endmodule
